

60V 4-Switch Buck-Boost Controller with Bidirectional Mode

DESCRIPTION

The VE8622 is a synchronous 4-switch buck-boost voltage/current regulator controller with bidirectional mode. The VE8622 can regulate output voltage, output current, or input current with input voltages above, below, or equal to the output voltage. The constant-frequency, current mode architecture allows its frequency to be adjusted or synchronized from 100kHz to 700kHz. No top FET refresh switching cycle is needed in buck or boost operation. With 60V input, 60V output capability and seamless transitions between operating regions, the VE8622 is ideal for voltage regulator, battery/super-capacitor charger applications in automotive, industrial, telecom, and even battery-powered systems.

The VE8622 can operate bidirectional mode with CV and CC control for both directions.

DIR pin is used to set direction and VE8622 can work in buck, boost and buck-boost mode for both directions. It can regulate input voltage, output voltage, forward current and reverse current.

The VE8622 provides input current monitor, output current monitor, and various status flags, such as C/10 charge termination and shorted output flag for both directions.

The VE8622 is available in TSSOP38-EP package. This package uses EPAD to improve thermal performance and noise immunity.


FEATURES

- CV/CC control with bidirectional mode
- 4-Switch Single Inductor Architecture Allows VIN Above, Below or Equal to VOUT
- Synchronous Switching: Up to 98.5% Efficiency
- Wide VIN Range: 4.5V to 60V
- 1.5% Output Voltage Accuracy: $1.2V \leq VOUT < 60V$
- 6% Output Current Accuracy: $3V \leq VOUT < 60V$
- Input and Output Current Regulation with Current Monitor Outputs
- No Top FET Refresh in Buck or Boost
- VOUT Disconnected from VIN During Shutdown
- C/10 Charge Termination and Output Shorted Flags
- 38-Lead TSSOP with Exposed Pad

APPLICATIONS


- Automotive, Telecom, Industrial Systems
- High Power Battery-Powered System
- Bidirectional Charging System
- Energy Store System
- High Power Battery-Powered System

TYPICAL APPLICATION




Bidirectional Application

BLOCK DIAGRAM




ORDERING INFORMATION

| Ordering Information | Mark | Temp Range (°C) | Package | Pack | Quantity |
|----------------------|------|-----------------|-------------|------|----------|
| VE8622EF-TR | 8622 | -40 to +125°C | TSSOP-38-EP | TR | 4000 |



PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin | Name | Description |
|-------|----------|--|
| 1 | CTRL_OUT | Current Sense Threshold Adjustment Pin. Regulating threshold $V_{(ISP-ISP)}$ is 1/20th of V_{CTRL_OUT} . CTRL_OUT linear range is from 0V to 1.1V. For $V_{CTRL_OUT} > 1.4V$, the current sense threshold is constant at the full-scale value of 60mV. Connect CTRL_OUT to VREF for the 60mV default threshold. Force less than 50mV (typical) to stop switching. Do not leave this pin open. |
| 2 | SS | A regulated 4uA current charges up the SS capacitor. The value of this SS capacitor sets the output voltage ramp. |
| 3 | CTRL_IN | Current Sense Threshold Adjustment Pin. Regulating threshold $V_{(IVINP-IVINN)}$ is 1/20th of V_{CTRL_IN} . CTRL_IN linear range is from 0V to 1.1V. For $V_{CTRL_IN} > 1.4V$, the current sense threshold is constant at the full-scale value of 60mV. Connect CTRL_IN to VREF for the 60mV default threshold. Force less than 50mV (typical) to stop switching. Do not leave this pin open. |
| 4 | C/10 | C/10 Charge Termination Pin. An open-drain pull-down on C/10 asserts if $V_{ISMON}(DIR=H)$ or $V_{IVINMON}(DIR=L)$ is less than 100mV (typical). To function, the pin requires an external pull-up resistor. |
| 5 | SHORT | Output Shorted Pin. An open-drain pull-down on SHORT asserts if $V_{FB_OUT}(DIR=H)$ or $V_{FB_IN}(DIR=L)$ is less than 400mV (typical) and $V_{ISMON}(DIR=H)$ or $V_{IVINMON}(DIR=L)$ is larger than 120mV (typical). To function, the pin requires an external pull-up resistor. |
| 6 | VREF | Voltage Reference Output Pin, typically 2V. Can supply up to 2mA of current. |
| 7 | ISMON | Monitor pin that produces a voltage that is twenty times the voltage $V_{(ISP-ISP)}$. ISMON will equal 1.2V when $V_{(ISP-ISP)} = 60mV$. |
| 8 | IVINMON | Monitor pin that produces a voltage that is twenty times the voltage $V_{(IVINP-IVINN)}$. IVINMON will equal 1.2V when $V_{(IVINP-IVINN)} = 60mV$. |
| 9 | EN_UVLO | Enable Control Pin. Forcing an accurate 1.2V rising threshold with 125mV hysteresis. An undervoltage condition resets soft-start. Tie to 0.3V, or less, to disable the device. |
| 10 | IVINP | Positive Input for the Input Current Limit and Monitor. Input bias current for this pin is typically 270uA. |
| 11 | IVINN | Negative Input for the Input Current Limit and Monitor. |
| 12 | VIN | Main Input Supply. Bypass this pin to PGND with a capacitor. |
| 13 | VCC | Internal 5V Regulator Output. The driver and control circuits are powered from this voltage. Bypass this pin to PGND with a minimum 4.7uF ceramic capacitor. |
| 14 | TG1 | Top Gate Drive. Drives the top N-channel MOSFET. |
| 15 | BST1 | Bootstrapped Driver Supply. Connect a bypass capacitor between BST1 and SW1. A Schottky or high-speed diode must be tied from VCC to BST1. |
| 16 | SW1 | Switch Node. |
| 17,20 | PGND | Power Ground. |
| 18 | BG1 | Bottom Gate Drive. Drives the gate of the bottom N-channel MOSFET between ground and VCC. |
| 19 | BG2 | Bottom Gate Drive. Drives the gate of the bottom N-channel MOSFET |

| Pin | Name | Description |
|-----|---------|--|
| | | between ground and VCC. |
| 21 | SW2 | Switch Node. |
| 22 | BST2 | Bootstrapped Driver Supply. Connect a bypass capacitor between BST2 and SW2. A Schottky or high-speed diode must be tied from VCC to BST2. |
| 23 | NC | No Connect Pin. Leave this pin floating. |
| 24 | TG2 | Top Gate Drive. Drives the top N-channel MOSFET. |
| 25 | ISP | Connection Point for the Positive Terminal of the Output Current Feedback Resistor. Input bias current for this pin is typically 270 μ A. |
| 26 | ISN | Connection Point for the Negative Terminal of the Output Current Feedback Resistor. |
| 27 | SNSP | The Positive Input to the Current Sense Comparator. |
| 28 | SNSN | The Negative Input to the Current Sense Comparator. |
| 29 | EXTBIAS | External bias input for the optional VCC LDO. There is an internal switch to disconnect the VIN LDO when EXTBIAS voltage is higher than 4.7V. Decouple this pin to ground with a $\geq 1\mu$ F ceramic capacitor when it is in use. Connect this pin to ground if it is not used. |
| 30 | SNGD | Signal Ground. All small-signal components and compensation should connect to this ground, which should be connected to PGND at a single point. Solder the exposed pad directly to the ground plane. |
| 31 | DIR | Direction pin. When the pin voltage is higher than 1.5V(DIR=H), the part runs in forward operation. When the pin voltage is less than 0.3V(DIR=L), the part runs in reverse operation. |
| 32 | CCM | Continuous Conduction Mode Pin. When the pin voltage is higher than 1.5V, the part runs in fixed frequency forced continuous conduction mode and allows the inductor current to flow negative. When the pin voltage is less than 0.3V, the part runs in discontinuous conduction mode and does not allow the inductor current to flow backward. This pin is only meant to block inductor reverse current, and should only be pulled low when the output current is low. This pin must be either connected to VCC for continuous conduction mode across all loads, or it must be connected to the C/10 with a pull-up resistor to VCC for continuous conduction mode at heavy load and for discontinuous conduction mode at light load. |
| 33 | CLKOUT | Clock Output Pin. A 180° out-of-phase clock is provided at the oscillator frequency to allow for paralleling two devices for extending output power capability. |
| 34 | SYNC | External Synchronization Input Pin. The internal buck clock is synchronized to the rising edge of the SYNC signal while the internal boost clock is 180° phase shifted. |
| 35 | RT | Frequency Set Pin. Place a resistor to GND to set the internal frequency. The range of oscillation is 100kHz to 700kHz. |
| 36 | COMP | Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. |
| 37 | FB_OUT | Voltage Loop Feedback Pin (DIR=H). FB_OUT is intended for constant-voltage regulation when the voltage of DIR is higher than 1.5V. The internal transconductance amplifier with output COMP will regulate FB_OUT to 1.2V |

| Pin | Name | Description |
|-----|-------------|---|
| | | through the DC/DC converter. |
| 38 | FB_IN | Voltage Loop Feedback Pin (DIR=L). FB_IN is intended for constant-voltage regulation when the voltage of DIR is less than 0.3V. The internal transconductance amplifier with output COMP will regulate FB_IN to 1.2V through the DC/DC converter. |
| 39 | Exposed Pad | Signal Ground. Solder the exposed pad directly to the ground plane. |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Minimum | Maximum | Unit |
|---------------------------------|----------------|---------|------|
| VIN | -0.3 | +65 | V |
| EXTBIAS | -0.3 | +26 | |
| SW1, SW2 | -0.3(-5V 20ns) | +65 | V |
| C/10, SHORT | -0.3 | +15 | V |
| EN/UVLO, IVINP, IVINN, ISP, ISN | -0.3 | +65 | V |
| VCC, BST1-SW1, BST2-SW2 | -0.3 | +6.5 | V |
| IVINP-IVINN, ISP-ISN, SNSP-SNSN | -0.3 | +0.3 | V |
| SNSP, SNSN | -0.3 | +0.3 | V |
| Other Pins | -0.3 | +6.5 | V |
| Storage Temperature | -65 | +150 | °C |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Minimum | Maximum | Unit |
|--------------------------------|---------|---------|------|
| VIN | +4.5 | +60 | V |
| EXTBIAS | +4.7 | +24 | V |
| VOUT | +1.2 | +60 | V |
| Operating Junction Temperature | -40 | +125 | °C |

THERMAL INFORMATION

| Thermal Resistance | $\theta_{JA}(^{\circ}\text{C/W})$ | $\theta_{JC}(^{\circ}\text{C/W})$ |
|--------------------|-----------------------------------|-----------------------------------|
| TSSOP38 | 28 | 2 |

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V_{IN} = 12\text{V}$, unless otherwise noted.

| Parameter | Symbol | Test Condition | | Min | Typ | Max | Unit |
|--|-------------|---|---|-----|-----|-----|---------------|
| Input | | | | | | | |
| V_{IN} Operating Voltage | V_{IN} | | ● | 4.5 | | 60 | V |
| V_{IN} Shutdown I_Q | I_{shut} | $V_{EN/UVLO} = 0\text{V}$ | | | 2 | | μA |
| V_{IN} Operating I_Q (Not Switching) | I_Q | $\text{FB} = 1.3\text{V}$, $\text{RT} = 90\text{k}$ | | | 3 | | mA |
| Logic Inputs | | | | | | | |
| EN/UVLO Rising Threshold | V_{EN} | | ● | | 1.2 | | V |
| EN/UVLO Hysteresis | | | ● | | 120 | | mV |
| EN/UVLO Pin Bias Current High | | $V_{EN/UVLO} = 2\text{V}$ | | | 1 | | μA |
| CCM Threshold Voltage | | | | 0.3 | | 1.5 | V |
| CTRL Input Bias Current | | $V_{CTRL} = 1\text{V}$ | | | 1 | | nA |
| CTRL Latch-Off Threshold | | Rising | | | 50 | | mV |
| CTRL Latch-Off Hysteresis | | | | | 13 | | mV |
| Regulation | | | | | | | |
| VREF Voltage | | | ● | | 2 | | V |
| $V_{(ISP-ISN)}$ Threshold | V_{ISMON} | $V_{CTRL_OUT} = 2\text{V}$, $V_{ISP} = 12\text{V}$ | ● | | 60 | | mV |
| | | $V_{CTRL_OUT} = 2\text{V}$, $V_{ISP} = 1\text{V}$ | | | 60 | | mV |
| | | $V_{CTRL_OUT} = 1\text{V}$, $V_{ISP} = 12\text{V}$ | ● | | 50 | | mV |
| | | $V_{CTRL_OUT} = 1\text{V}$, $V_{ISP} = 1\text{V}$ | | | 50 | | mV |
| | | $V_{CTRL_OUT} = 0.6\text{V}$, $V_{ISP} = 12\text{V}$ | ● | | 30 | | mV |
| | | $V_{CTRL_OUT} = 0.6\text{V}$, $V_{ISP} = 1\text{V}$ | | | 30 | | mV |
| | | $V_{CTRL_OUT} = 0.1\text{V}$, $V_{ISP} = 12\text{V}$ | ● | | 5 | | mV |
| | | $V_{CTRL_OUT} = 0.1\text{V}$, $V_{ISP} = 1\text{V}$ | | | 5 | | mV |

| Parameter | Symbol | Test Condition | | Min | Typ | Max | Unit |
|--|--------|--|---|-----|-----|-----|---------|
| | | $V_{ISP} = 1V$ | | | | | |
| ISP Bias Current | | $V_{ISP} = V_{ISN} = 12V$ | | | 270 | | μA |
| ISN Bias Current | | $V_{ISP} = V_{ISN} = 12V$ | | | 1 | | μA |
| Output Current Sense Common Mode Range | | | | 0 | | 60 | V |
| ISMON Current Sense Amplifier gm | | | | | 250 | | μS |
| ISMON Monitor Voltage | | $V_{ISP} = 12V,$ $V_{(ISP-ISN)} = 60mV$ | • | | 1.2 | | V |
| | | $V_{ISP} = 12V,$ $V_{(ISP-ISN)} = 0V$ | • | | | 50 | mV |
| $V_{(IVINP-IVINN)}$ Threshold | | $V_{CTRL_IN} = 2V,$ $V_{IVINP} = 12V$ | • | | 60 | | mV |
| | | $V_{CTRL_IN} = 2V,$ $V_{IVINP} = 1V$ | | | 60 | | mV |
| | | $V_{CTRL_IN} = 1V,$ $V_{IVINP} = 12V$ | • | | 50 | | mV |
| | | $V_{CTRL_IN} = 1V,$ $V_{IVINP} = 1V$ | | | 50 | | mV |
| | | $V_{CTRL_IN} = 0.6V,$ $V_{IVINP} = 12V$ | • | | 30 | | mV |
| | | $V_{CTRL_IN} = 0.6V,$ $V_{IVINP} = 1V$ | | | 30 | | mV |
| | | $V_{CTRL_IN} = 0.1V,$ $V_{IVINP} = 12V$ | • | | 5 | | mV |
| | | $V_{CTRL_IN} = 0.1V,$ $V_{IVINP} = 1V$ | | | 5 | | mV |
| IVINP Bias Current | | $V_{IVINP} = V_{IVINN} = 12V$ | | | 270 | | μA |
| IVINN Bias Current | | $V_{IVINP} = V_{IVINN} = 12V$ | | | 1 | | μA |
| Input Current Sense Common Mode Range | | | | 0 | | 60 | V |
| Input Current Sense Amplifier gm | | | | | 250 | | μS |
| IVINMON Monitor Voltage | | $V_{IVINP} = 12V,$ $V_{(IVINP-IVINN)} = 60mV$ | • | | 1.2 | | V |

| Parameter | Symbol | Test Condition | | Min | Typ | Max | Unit |
|--|--------|---|---|-----|------|-----|------------|
| | | $V_{IVINP}=12V$, $V_{(IVINP-IVINN)} = 0V$ | • | | 30 | | mV |
| FB Regulation Voltage | | | • | | 1.2 | | V |
| FB Amplifier gm | | | | | 500 | | μS |
| FB Pin Input Bias Current | | FB in Regulation | | | | 100 | nA |
| $V_{SENSE(MAX)} (V_{SNSP}-V_{SNSN})$ | | Boost | • | 46 | 55 | 60 | mV |
| | | Buck | • | -50 | -40 | -30 | mV |
| Soft Start | | | | | | | |
| SS Pull-Up Current | | $V_{SS} = 0V$ | | | 4 | | μA |
| Fault | | | | | | | |
| C/10 Falling Threshold (V_{ISMON}) | | $V_{ISP}=V_{ISN}=12V$ | | | 100 | | mV |
| C/10 Falling Threshold ($V_{IVINMON}$) | | $V_{IVINP}=V_{IVINN}=12V$ | | | 100 | | mV |
| SHORT Falling Threshold (V_{FB_OUT} or V_{FB_IN}) | | | | | 400 | | mV |
| C/10 Pin Output Impedance | | | | | 0.2 | | k Ω |
| SHORT Pin Output Impedance | | | | | 0.2 | | k Ω |
| Oscillator | | | | | | | |
| Switching Frequency | | RT =90k | | | 500 | | kHz |
| | | MAX | | 700 | | | kHz |
| | | MIN | | | | 100 | kHz |
| SYNC Frequency | | | | 150 | | 700 | kHz |
| SYNC Threshold Voltage | | | | 0.3 | | 1.5 | V |
| V_{CC} Regulator | | | | | | | |
| V _{CC} Regulation Voltage | | $I_{VCC}=0A$ | • | | 5 | | V |
| | | $I_{VCC}=10mA$ | • | | 5 | | V |
| V _{CC} Undervoltage Lockout | | | | | 3.5 | | V |
| V _{CC} Current Limit | | $V_{CC} = 4V$ | | | 67 | | mA |
| V _{CC} from EXTBIAS Regulation Voltage | | | | | 5 | | V |
| EXTBIAS UVLO threshold (rising) | | | | | 4.68 | | V |
| EXTBIAS UVLO threshold (falling) | | | | | 4.42 | | V |
| EXTBIAS current Limit | | | | | 110 | | mA |
| DIR | | | | | | | |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------------------------|--------|--|-----|-----|-----|----------|
| DIR Threshold Voltage | | | 0.3 | | 1.5 | V |
| Driver | | | | | | |
| TG1, TG2 Gate Driver On-Resistance | | Gate Pull-Up, $V_{BST} - V_{SW} = 5V$ | | 2 | | Ω |
| | | Gate Pull-Down, $V_{BST} - V_{SW} = 5V$ | | 1 | | Ω |
| BG1, BG2 Gate Driver On-Resistance | | Gate Pull-Up, $V_{BST} - V_{SW} = 5V$ | | 2 | | |
| | | Gate Pull-Down, $V_{BST} - V_{SW} = 5V$ | | 1 | | Ω |
| TG1, TG2, $t_{OFF(MIN)}$ | | $R_T = 90k$ | | 200 | | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 35V$, $V_{OUT} = 24V$, $F_{sw} = 300\text{ kHz}$, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted.




Figure 1. Steady State $I_{OUT}=0A$ CCM




Figure 2. Steady State $I_{OUT}=0A$ DEM




Figure 3. Dynamic Load $I_{OUT}=0-5A$ CCM




Figure 4. Start Up $I_{OUT}=5A$ CCM




Figure 5. Shut Down Through V_{IN} $I_{OUT}=5A$




Figure 6. Shut Down Through EN $I_{OUT}=5A$

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 15V$, $V_{OUT} = 24V$, $F_{sw} = 300\text{ kHz}$, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted.




Figure 7. Steady State $I_{OUT}=0A$ CCM




Figure 8. Steady State $I_{OUT}=0A$ DEM




Figure 9. Dynamic Load $I_{OUT}=0-5A$ CCM




Figure 10. Start Up $I_{OUT}=5A$ CCM




Figure 11. Shut Down Through V_{IN} $I_{OUT}=5A$




Figure 12. Shut Down Through EN $I_{OUT}=5A$

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 24V$, $V_{OUT} = 24V$, $F_{sw} = 300\text{ kHz}$, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted.




Figure 13. Steady State $I_{OUT}=0A$ CCM




Figure 14. Steady State $I_{OUT}=0A$ DEM




Figure 15. Dynamic Load $I_{OUT}=0-5A$ CCM




Figure 16. Start Up $I_{OUT}=5A$ CCM




Figure 17. Shut Down Through V_{IN} $I_{OUT}=5A$




Figure 18. Shut Down Through EN $I_{OUT}=5A$

FUNCTION DESCRIPTION

Operation

The VE8622 is a current mode 4-switch buck-boost controller that provides an output voltage above, equal to or below the input voltage. The VE8622 uses current mode in buck or boost operation. It operates in buck mode when V_{IN} is greater than V_{OUT} and in boost mode when V_{IN} is less than V_{OUT} . It operates buck-boost mode when V_{IN} is close to V_{OUT} .




Figure 19. 4 Switch Buck-Boost

Boost Mode

In boost mode switch Q1 is always on and switch Q2 is always off. It operates peak current mode boost as Figure 20, behaving like a typical synchronous boost regulator.

At the start of every cycle, switch Q3 is turned on first. Inductor current is sensed by R_{cs} when Q3 is turned on. After the sensed current exceeds the reference voltage, which is proportional to COMP, synchronous switch Q3 is turned off and switch Q4 is turned on for the remainder of the cycle.




Figure 20. Boost Mode

Buck Mode

In buck mode switch Q4 is always on and switch Q3 is always off. It operates valley current mode buck as Figure21, behaving like a typical synchronous buck regulator.

At the start of every cycle, synchronous switch Q2 is turned on first. Inductor current is sensed by Rcs when Q2 is turned on. After the sensed current falls below the reference voltage, which is proportional to COMP, synchronous switch Q2 is turned off and switch Q1 is turned on for the remainder of the cycle.




Figure 21. Buck Mode

Buck-boost Mode

VE8622 works in buck-boost mode as Figure 22 when VIN approaches the VOUT. Every cycle VE8622 turns on switches Q2 and Q4, then Q1 and Q4 are turned on until 180° later when switches Q1 and Q3 turn on, and then switches Q1 and Q4 are turned on for the remainder of the cycle.

When VIN is higher than VOUT but close to VOUT,

The VE8622 enters the buck-boost mode when the duty cycle of buck D_{buck} is greater than

$$D_{bb1} = (T - 250ns) / T$$

Where T is the switching period.

$$D_{buck} = T_{on_TG1} / T$$

It exits from buck-boost mode and return to buck mode when D_{buck} is less than

$$D_{bb2} = 1 - (0.25T + 200ns) / T$$

When VIN is lower than VOUT but close to VOUT,

The VE8622 enters the buck-boost mode when the duty cycle of boost D_{boost} is less than

$$D_{bb3} = 250ns / T$$

$$D_{boost} = T_{on_BG2} / T$$

It exits from buck-boost mode and return to boost mode when D_{boost} is higher than

$$D_{bb4} = (0.25T + 200ns) / T.$$

Figure23 shows operating mode vs duty cycle




Figure 22. Buck-Boost Mode




Figure 23. Mode vs Duty Cycle

EN_UVLO

The VE8622 has a dedicated enable (EN_UVLO) control that uses a bandgap - generated precision threshold of 1.2V. By pulling EN_UVLO high or low, the IC can be enabled or disabled.

VCC Regulator Connection

VCC can be powered from both VIN and EXTBIAS. If connecting EXTBIAS to an external power supply, EXTBIAS should be higher than 4.7V but less than 24V. When VIN is less than 5.5V, EXTBIAS should be biased by external source. If VOUT is higher than 5V but less than 24V, EXTBIAS can be connected to VOUT with a resistor or diode. The recommend value of this resistor is 10Ω.




Figure 24. EXTBIAS Connection

Low Current Operation

The VE8622 is recommended to run in forced continuous conduction mode at heavy load by pulling the CCM pin higher than 1.5V. In this mode the controller behaves as a continuous current mode synchronous switching regulator.

However, reverse inductor current from the output to the input is not desired for certain applications. For these applications, the CCM pin must be connected to GND. It also can be pulled low by the C/10 pin when the output current is low. In this mode, switch Q4(DIR=H) or Q1(DIR=L) turns off when the inductor current flows negative.

Programming Frequency

The VE8622's frequency can be programmed from 100KHz to 700KHz with a resistor from RT to SGND. The Value of R_{RT} can be calculated with Equation (1):

$$R_{RT}(K\Omega) = \frac{1000}{0.0202 \times F_{SW}(KHz)} - 9 \quad (1)$$

Frequency Synchronization

The VE8622 switching frequency can be synchronized from 150K to 700K using the SYNC pin. Driving SYNC with a pulse the duty cycle between 10% and 90%. The frequency of external clock must be higher than 70% of the frequency set by R_{RT} .

Soft Start (SS)

Soft start (SS) is implemented to prevent the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage that ramps up from 0V to 3V. When it is lower than REF, SS overrides REF, so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control.

An external capacitor connected from SS to SGND is charged from an internal 4 μ A current source, producing a ramped voltage. The soft - start time (T_{SS}) is set by the external SS capacitor and can be calculated by Equation (2):

$$T_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)} \quad (2)$$

Where C_{SS} is the external SS capacitor, V_{REF} is the internal reference voltage (1.2V), and I_{SS} is the 4 μ A SS charge current. There is no internal SS capacitor. SS is reset when a fault protection occurs.

SHORT Pin

The VE8622 provides an open-drain status pin, SHORT, which pulls low when the V_{FB_OUT} pin is below 400mV and V_{ISMON} is above 120mV if VE8622 works in forward operation. It pulls low when the V_{FB_IN} pin is below 400mV and $V_{IVINMON}$ is above 120mV if VE8622 works in reverse operation. The only time the V_{FB_OUT} or V_{FB_IN} will be below 400mV is during start-up or if the output is shorted. During start-up the VE8622 ignores the voltage on the FB_OUT or FB_IN pin until the soft-start capacitor reaches 1.5V.

C/10 Pin

The VE8622 provides an open-drain status pin, C/10, which pulls low when the voltage V_{ISMON} is less than 100mV if VE8622 works in forward mode. It pulls low when the voltage across $V_{IVINMON}$ is less than 100mV if

VE8622 works in reverse mode. For battery charger applications with output current sense and limit, the C/10 provides a C/10 charge termination flag.

Gate Driver

The low-side gate driver is supplied from VCC. The high-side gate driver is supplied from BST. A boot capacitor connected from the BST to the SW provides power to the high-side MOSFET driver. This floating driver has its own under-voltage lockout (UVLO) protection. This UVLO's rising threshold is 3.6V with a hysteresis of 100mV. If the BST voltage is lower than the bootstrap UVLO, the VE8622 enters boot refresh mode to ensure that the BST capacitor is high enough to drive the HS-FET.

Direction

Pulling high the DIR pin by a 10K resistor to set the mode as forward operation. Pulling low the DIR pin by a 10K resistor to set the mode as reverse operation.




Figure 25. DIR Connection

Table 1. DIR Vs Operation Mode

| DIR | Operation Mode |
|------|----------------|
| High | Forward |
| Low | Reverse |

Voltage Feedback

The FB_IN or FB_OUT is used to set the regulated voltage. FB_OUT is used to set the regulated voltage when DIR is high and FB_IN is used to set the regulated voltage when DIR is Low.




Figure 26. Voltage Feedback

Table 2. DIR Vs Feedback

| DIR | FB_IN | FB_OUT |
|------|--------|--------|
| High | Idle | Active |
| Low | Active | Idle |

Current Monitor

The VE8622 has two current sense operational amplifiers which can monitor both input and output current when it works in unidirectional mode.




Figure 27. Input and Output Current Monitor

If VE8622 works in bidirectional mode, one of the amplifiers monitors the forward output current while another monitors the reverse output current.




Figure 28. Bidirectional Current Monitor

VE8622 can monitors both charging and discharging current when it works in battery charge/discharge mode.




Figure 29. Battery Charge and Discharge Current Monitor

ISMON and IVINMON

The ISMON and IVINMON pins provide a linear indication of the current flowing through the output. The equation for V_{ISMON} and $V_{IVINMON}$ are

$$V_{ISMON} = 20 \times V_{(ISP-ISN)}$$

$$V_{IVINMON} = 20 \times V_{(IVINP-IVINN)}$$

These pins are suitable for driving an ADC input, however, the output impedance of these pins is 80k Ω so care must be taken not to load this pin.

To avoid wrong operation, ISMON or IVINMON must be pulled down when the VE8622 works in bidirectional mode or battery charging/ discharging mode. IVINMON must be pulled down when VE8622 works in forward operation, and ISMON must be pulled down when it works in reverse operation.




Figure 30. ISMON and IVINMON Set Up for Bidirectional Mode

Table 3. DIR Vs Current Monitor

| DIR | IVINMON | ISMON |
|------|----------|----------|
| High | Pull low | Active |
| Low | Active | Pull low |

Current Control

The CTRL_OUT and CTRL_IN can be used to adjust the current. When the CTRL_OUT voltage is less than 1.1V, the voltage on the ISMON pin is limited to the voltage on the CTRL_OUT pin. When the CTRL_IN voltage is less than 1.1V, the voltage on the IVINMON pin is limited to the voltage on the CTRL_IN pin.

When the CTRL_OUT or CTRL_IN pin voltage is between 1.1V and 1.4V the voltage on the ISMON or IVINMON pin varies with VCTRL_OUT or VCTRL_IN. when VCTRL_IN or VCTRL_OUT > 1.4V the voltage on the ISMON or IVINMON pin no longer varies.




Figure 31. Current Control

Low Side Current Sense

The SNSP and SNSN pins sense the low side current which is used to implement the current mode control and peak valley current limit. To prevent false triggering due to the switching noise, an RC filter maybe required.




Figure 32. Filter for Low Side Current Sense

Voltage Loop Compensation

The compensation resistor and capacitor at COMP are set to optimize the voltage loop. The typical value of the compensation capacitor is 22n and the value of compensation resistor is 10k. Higher capacitance and lower resistance will improve stability but will slow the loop response.

Current Loop Compensation

The filter of current sense will improve the stability of current loop. Connecting a RC filter to IVINN or ISN if the ripple current on the current sense resistor is large. Do not connect the resistor to IVINP or ISP pin.




Figure 33. High Side Current Loop Compensation

Another way to filter the current signal is connecting a capacitor to ISMON or IVINMON.




Figure34. Low Side Current Loop Compensation

PCB Layout Guidelines

1. The PGND ground plane layer should not have any traces and it should be as close as possible to the layer with power MOSFETs.
2. Place C_{IN}, switch Q1, switch Q2 in one compact area. Place C_{OUT}, switch Q3, switch Q4 in one compact area.
3. Keep the high dv/dt SW1, SW2, BST1, BST2, TG1 and TG2 nodes away from sensitive small-signal nodes.
4. The path formed by switch Q1, switch Q2, and the C_{IN} capacitor should have short leads and PC trace lengths. The path formed by switch Q3, switch Q4, and the C_{OUT} capacitor also should have short leads and PC trace lengths.
5. Connect the top driver bootstrap capacitor, C1, closely to the BST1 and SW1 pins. Connect the top driver bootstrap capacitor, C2, closely to the BST2 and SW2 pins.
6. Connect the input capacitors, C_{IN}, and output capacitors, C_{OUT}, closely to the power MOSFETs. These capacitors carry the MOSFET AC current in boost and buck operation.
7. Route SNSN and SNSP leads together with minimum PC trace spacing. Avoid sense lines pass through noisy areas, such as switch nodes. Ensure accurate current sensing with Kelvin connections at the SENSE resistor.
8. Connect the COMP pin compensation network close to the IC, between COMP and the signal ground pins. The capacitor helps to filter the effects of PCB noise and output voltage ripple voltage from the compensation loop.
9. Connect the VCC bypass capacitor close to the IC, between the VCC and the power ground pins. This capacitor carries the MOSFET drivers' current peaks.





Figure 35. Power Stage of Buck-Boost

PACKAGE INFORMATION

TSSOP-38-EP



| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min. | Max. | Min. | Max. |
| A | - | 1.200 | - | 0.047 |
| A1 | 0.050 | 0.150 | 0.002 | 0.006 |
| A2 | 0.800 | 1.000 | 0.031 | 0.039 |
| b | 0.170 | 0.270 | 0.007 | 0.011 |
| c | 0.090 | 0.200 | 0.004 | 0.008 |
| D | 9.600 | 9.800 | 0.378 | 0.386 |
| D1 | 4.840 | 5.040 | 0.191 | 0.198 |
| E | 6.250 | 6.550 | 0.246 | 0.258 |
| E1 | 4.300 | 4.500 | 0.169 | 0.177 |
| E2 | 3.060 | 3.260 | 0.120 | 0.128 |
| e | 0.0500 (BSC) | | 0.020 (BSC) | |
| L | 0.500 | 0.700 | 0.020 | 0.028 |
| H | 0.250 (TYP) | | 0.010 (TYP) | |
| i | 0.705 | 0.905 | 0.028 | 0.036 |
| j | 0.200 | 0.400 | 0.008 | 0.016 |
| θ | 1° | 7° | 1° | 7° |

REVISION HISTOR

| Revision | Data | Description |
|----------|------------|-----------------|
| 1.0 | 2024-10-15 | Initial Release |

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating Volturrent products into any application. Volturrent cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Volturrent product. Volturrent will not assume any legal responsibility for any said applications.